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Abstract: 
 
We report the radio-frequency performance of carbon nanotube array transistors that have 
been realized through the aligned assembly of highly separated, semiconducting carbon 
nanotubes on a fully scalable device platform. At a gate length of 100 nm, we observe 
output current saturation and obtain as-measured, extrinsic current gain and power gain 
cut-off frequencies, respectively, of 7 GHz and 15 GHz. While the extrinsic current gain 
is comparable to the state-of-the-art the extrinsic power gain is improved. The de-
embedded, intrinsic current gain and power gain cut-off frequencies of 153 GHz and 30 
GHz are the highest values experimentally achieved to date. We analyze the consistency 
of DC and AC performance parameters and discuss the requirements for future 
applications of carbon nanotube array transistors in high-frequency electronics.  
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Field-effect transistors made of semiconducting carbon nanotubes (CNTs) have excellent 
electrical DC characteristics and have been explored as possible successors to their 
silicon counterparts1. Knowledge of their AC characteristics is, however, limited. For 
transistors made of a single CNT, because of the large impedance mismatch with the 
measurement system, such studies are extremely difficult2,3,4,5,6,7 and, ultimately, their 
output current is not sufficient for technological applications. In order to deploy CNTs in 
high-frequency electronics it is necessary to use an array8,9,10,11,12. Nevertheless, there are 
problems associated with their separation, their aligned assembly at high densities, 
scaling of device dimensions, and minimization of device parasitics13.  
            In this Letter, we introduce a scalable, planar device platform that enables the 
electric-field driven, in situ assembly of aligned CNT arrays from solution. We 
characterize field-effect transistors made of those arrays by means of electrical transport 
measurements in the DC and AC domain. Furthermore, we investigate the consistency of 
the experimental results and discuss the requirements for future applications of CNT 
array transistors in high-frequency electronics.  
          We produced CNT array field-effect transistors based on centrifugation-enriched 
solutions containing 99.6% semiconducting carbon nanotubes having an average 
diameter of 1.5nm14. A planar device platform with embedded electrodes allows for the 
controlled scaling of channel length, gate length, gate dielectric thickness, and contact 
length (see Fig. 1). Electron beam lithography with poly(methyl methacrylate) (PMMA) 
as the resist was used for all the patterning. In a first step, the device layout and 
alignment markers were patterned into the PMMA on top of highly resistive Si coated 
with a SiO2 layer having a thickness of 1µm, see Fig. 1(a). The pattern was transferred 
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into the underlying SiO2 with a combination of reactive ion etching and wet chemical 
etching using buffered oxide etch, see Fig. 1(b). The resulting etch depth was 50 nm. The 
metal stack consisting of 5nm Ti, 45nm Au, and 1nm Ti was then sequentially evaporated 
on top of the structure. After lift-off in acetone, we obtained a planar device platform 
with embedded metal electrodes as shown in Fig. 1(c), thus avoiding performance 
degradation due to bending of the CNTs. In the next step, a gate dielectric layer made of 
10nm HfO2 (κ=13) grown by atomic layer deposition at 125°C was locally deposited 
through a PMMA mask window followed by lift off processing, see Fig. 1(d). We then 
assembled aligned CNT arrays having a density of 150µmD −=  from an aqueous CNT 
solution by using low-frequency dielectrophoresis15: a droplet (~30µl) of diluted CNT 
suspension (0.5µg/ml) was placed on the device structure while an alternating voltage 
( 4VppV = , 300kHzf = ) was applied between the deposition electrode pairs for 10 
minutes as schematically indicated in Fig. 1(e). The CNT solution was then replaced with 
de-ionized water and the surface was dried with a stream of N2, see Fig. 1(f). We note 
that the CNTs do not make physical contact with the deposition electrodes underneath the 
dielectric. This way, material issues associated with heat dissipation during 
dielectrophoresis, such as electro-migration, are avoided. The device fabrication was 
completed by patterning source and drain contacts and evaporation of 0.5nm Ti, 40nm 
Pd, and 20nm Au, see Fig. 1(g). The (first-layer) deposition electrodes below the gate 
dielectric layer and the actual (second-layer) source and drain contacts of the device were 
shorted in order to reduce parasitic capacitances. Scanning electron microscopy images of 
the CNT array transistor are shown in Fig. 1(h). 
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         Fig. 2 shows the DC electrical characterization of the CNT array transistor. The 
device exhibits a current density of 50µA µmdI =  and a transconductance of 
15µS µmm d gg I V= Δ Δ =  at a gate length of 100nmgL = . Most importantly, current 
saturation is observed in the output characteristics of the device; see Fig. 2(b). 
Accordingly, the output conductance d d dg I V= Δ Δ  drops to zero at a drain bias 
of 2VdV = − . 
          We determined the high-frequency performance of the CNT array transistors by 
measuring the scattering (S) parameters (see supplementary material). From this, we 
obtained the short circuit current gain cut-off frequency (fT) and the maximum frequency 
of oscillation (fMAX) as shown in Fig. 3(a). These frequencies characterize the highest 
frequencies at which electrical signals are propagated in the transistor and electrical 
power gain is achieved, respectively. The as-measured, extrinsic current gain 21h  of the 
CNT array transistor shows the expected -20dB/decade roll-off with an extrinsic cut-off 
frequency of 7GHzextTf =  which is comparable to the state-of-the-art
10,12. Both the 
extrinsic unilateral power gain (U) and the extrinsic maximum available power gain 
(MAG) become 0dB at 15GHzextMAXf =  which constitutes an improvement with respect to 
the state-of-the-art10,12.  
              The performance of scaled high-frequency transistors is typically deteriorated by 
parasitic resistances and parasitic capacitances16. While the extrinsic AC performance of 
a transistor is meaningful in the context of circuit design and integration, the intrinsic AC 
performance reveals the electrical transport properties of the channel material itself. The 
determination of the intrinsic transistor performance is routinely accomplished by de-
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embedding techniques17,18 that have been widely adopted for characterizing electronic 
devices made of bulk semiconductors, as well as low-dimensional materials. The intrinsic 
AC cut-off frequency intTf  is proportional to the DC transconductance gm of the transistor 
and can be expressed by13:  
                                                               int
2
m
T
g
gf
Cπ
=  .                                                                                 (1) 
This expression allows for testing the consistency between the AC and DC measurements 
and constitutes an appropriate figure of merit to compare the performance potential of 
different semiconducting channel materials for high-frequency applications13. 
        We use a de-embedding procedure based on “open” and “short” reference structures 
to determine the intrinsic high-frequency performance of the CNT array transistor (see 
supplementary material). Based on the extrinsic results shown in Fig. 3(a), we obtain an 
intrinsic current gain cut-off frequency int 153GHzTf =  and an intrinsic power gain cut-off 
frequency int 30GHzMAXf =  for 100nmgL = , see Fig. 3(b). The results demonstrate that the 
advancements made with respect to CNT separation, alignment and device scaling result 
in the highest intrinsic high-frequency CNT transistor performance reported so far.    
                We now investigate the consistency of the electrical transport measurements 
(DC and AC) and calculate the theoretical gate capacitance theogC  of an evenly spaced 
array of CNTs with density D, which is given by19: 
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where 10 14 10 F mQC
− −= ⋅ ⋅  is the quantum capacitance of a CNT and 0.75nmr =  is the 
average CNT radius. As in our experiments, the gate dielectric is HfO2 having a thickness 
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10nmt =  and we assume a relative permittivity ( )13 1 2rε = +  to account for the fact 
that the CNTs are located at the HfO2/air interface. By using a CNT density of 
150µmD −= , we obtain 0.0013pFtheogC = . In Fig. 4(a), we plot the experimental 
int
Tf -
values as function of the associated gm-values for four different devices with 100nmgL = . 
By fitting Eq. (1) to the data, we obtain an experimental gate capacitance of 
( )exp 0.0013 0.0001 pFgC = ±  which is in agreement with the calculated theogC -value. 
Furthermore, by using the experimental DC-value 15µS µmmg =  and 
exp 0.0013pFtheog gC C= =  in Eq. (1), we obtain
int 153GHzTf = , which is in agreement with 
the result of the S-parameter measurement, see Fig. 3(b).               
             We now analyze the intrinsic power gain cut-off frequency intMAXf  which we relate 
to intTf  in the following way
13:    
                                                 
int
int
int
, ,2 ( ) 2
T
MAX
d p s g T p gd g
ff
g R R f C Rπ
=
+ +
.                                                 (3) 
Here, ,p sR  is the parasitic source resistance ( , 0.5 250p s deviceR R≈ = Ω  in the present case), 
45gR = Ω  is the gate resistance, and 2, 3 0.03pFp gd gateC C≈ ⋅ =  is the parasitic gate-to-
drain capacitance that is estimated based on the geometric gate capacitance of the device, 
Cgate. By using the experimental values 25µS µmdg =  and 
int 153GHzTf =  in Eq. (3), we 
obtain int 55GHzMAXf = . In the case where we use , 0.13pFp gdC = , we are able to reproduce 
the experimental value int 30GHzMAXf =  obtained by the S-parameter measurement, see 
Fig. 3(b). This relatively high ,p gdC -value of 0.13pF can be understood by considering 
the presence of the deposition electrodes in the device (see Fig. 1) which are not 
 8 
accounted for in the conservative estimate 2, 3p gd gateC C≈ ⋅ . This analysis validates the 
consistency of the electrical transport measurements and shows the good correlation 
between the experimental AC parameters intTf  and 
int
MAXf  and the measured DC 
parameters gm and gd.         
              Finally, we discuss important technical requirements for future applications of 
CNT array transistors in high-frequency electronics. A key issue that needs to be 
addressed is the high contact resistance of CNTs in the solution-processed array. Based 
on our DC measurements, we estimate that the contact resistance of a single CNT can be 
as high as 500kΩ which is 50 times larger than the values achieved with single, as grown 
CNTs20. This is likely due to incomplete removal of residual surfactant surrounding the 
CNTs. Lowering the resistance of the CNT-metal contacts would benefit both intrinsic 
and extrinsic device performance. 
         Significant performance improvements could be realized through device design and 
scaling over the course of this study. In Fig. 4(b), we plot the maximum intrinsic fT-
values that we obtained with different device concepts while maintaining the quality of 
CNT solutions at a high level of electronic separation (<1% metallic carbon nanotube 
admixture). Shortcomings of our previous top-gated and back-gated device concepts 
involved limited scalability, excessive gate leakage, and performance-degrading chemical 
treatment and bending of CNTs. The device concept reported here has overcome those 
limitations and holds great potential for further scaling and performance improvements. 
Implementing the manufacturing principle on a flexible plastic substrate as discussed in 
reference 21 could enable high-frequency applications that are not possible with state-of-
the-art thin film transistor technology. 
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 Further enhancements in performance are expected in transistors made of CNT 
solutions having a higher selectivity with respect to their diameter and, ultimately, with 
solutions containing only a single CNT chiral species22,23,24, which may allow the 
application of such devices in logic circuits. Nevertheless, operation in analog 
radiofrequency circuitry8 is conceivable with the CNT solutions used in this study. In this 
respect, we note that our DC measurements indicate a self gain of the order gm/gd≈10 and 
further optimization is certainly possible. We point out, however, that the large-scale 
assembly of dense and aligned arrays of solution-processed CNTs remains a major 
challenge. 
              As compared to high-frequency transistors made of graphene25, the presence of a 
band-gap in CNTs and the current saturation at shorter gate lengths suggest the 
possibility of higher power gain and lower standby power consumption. 
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FIG. 1. Solution-assisted manufacturing of scaled carbon nanotube array transistors. (a-g) 
Schematic illustrations of the manufacturing steps for obtaining a planar device with 
embedded gate electrodes [labeled g in (e),(g)] and deposition electrodes [labeled a in 
(e),(f)]. In (g), source (s) and drain (d) electrodes of the transistor are also indicated. (h) 
Scanning electron microscope image of the dual channel device having a channel width 
of 2x20µm. (Inset) Magnified and colorized scanning electron microscopy image of the 
transistor channel showing 3 parallel carbon nanotubes (highlighted by red arrows) 
bridging the gated region (gray color) between source and drain electrodes (golden 
color).  
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FIG. 2. Electrical DC characteristics of the carbon nanotube array transistor. (a) 
Measured electrical Id-Vg transfer characteristics (black lines) and transconductance gm 
(red squares). (b) Measured electrical Id-Vd output characteristics (black lines) and output 
conductance gd (blue squares). The magnitude of the electrical parameters Vd, Vg in the 
respective voltage sweeps are indicated on top. 
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FIG. 3. Electrical AC characteristics of the carbon nanotube array transistor. (a) The as-
measured, extrinsic short-circuit current gain (h21, red squares) shows -20dB/decade roll-
off (black line: 1/f-fit) and becomes 0dB at the current gain cut-off frequency fT. The 
extrinsic, maximum available power gain (MAG, blue rings) and the extrinsic, unilateral 
power gain (U, green circles) becomes 0dB at the maximum frequency of oscillation, 
fMAX. (b) Intrinsic short-circuit current gain (h21, red squares; black line: 1/f-fit), intrinsic 
maximum available power gain (MAG, blue rings), and intrinsic unilateral power gain 
(U, green circles). The measurement was performed at Vd=-2V, Vg=-2V. 
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FIG. 4. (a) Plot of the measured transconductance gm (red squares) as function of the 
experimental, intrinsic current gain cut-off frequency fT for four different carbon 
nanotube array transistors with gate length of 100nmgL = . A linear fit (black line) 
delivers the experimental value of the gate capacitance expgC that is also indicated. (b) 
Highest intrinsic cut-off frequency fT achieved (black circles) versus number of 
experimental iteration. The vertical lines separate the iteration steps that are based on 
different device (gate) concepts. In the device schematics, the gate electrodes are 
visualized in red color, source and drain electrodes are shown in blue color.   
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Electrical transport measurements 
 
The DC characterization of the semiconducting carbon nanotube (CNT) array transistors 
was performed in a probe station (LakeShore FWP6) under N2 flow using a 
semiconductor parameter analyzer (Agilent B1500A Semiconductor Device Analyzer) 
and ground-signal-ground coplanar probes (GGB Industries). For high-frequency 
measurements the probe station was evacuated to a base pressure below 10-5mTorr. The 
high-frequency performance of the transistors was obtained by measuring the scattering 
(S) parameters using a network analyzer (Agilent E8364C PNA Microwave Network 
Analyzer). DC voltages at the gate and drain contacts were applied through bias tees 
using the same semiconductor parameter analyzer.  
                 
The intrinsic high-frequency performance was obtained by using a de-embedding 
procedure based on “open” and “short” reference structures, similar to the method 
described in references S1 and S2. The “open” reference structure was identical to the 
active transistor except for the absence of CNTs in the device channel. The short circuit 
current gain 21h  was determined from the S parameters by using 
 
                                             
( )( )
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S S S S
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− + +
  .                                           (I) 
 
The current gain cut-off frequency fT is defined as the frequency at which 21h  is equal to 
0dB.   
The maximum available power gain (MAG) was derived from the S parameters by using 
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where K is the stability factor expressed by 
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The unilateral power gain (U) was determined from the S parameters by using 
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Both MAG and U were converted into the dB-scale (10 · log |MAG|). The maximum 
frequency of oscillation fMAX is defined as the frequency at which U (MAG) equals 0dB. 
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